#### Express Mail Label No. EV 749840251 US



PATENT Attorney Docket No. ASC-049C1 (120237/156689)

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICANT:

Fitzgerald

SERIAL NO.:

10/774,890

**GROUP NO.:** 

2818

FILING DATE:

February 9, 2004

**EXAMINER:** 

Tran, Mai Huong C.

TITLE:

RELAXED SIGE PLATFORM FOR HIGH SPEED CMOS ELECTRONICS AND HIGH SPEED ANALOG CIRCUITS

Mail Stop RCE Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

## SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

Sir:

In accordance with the provisions of 37 C.F.R. 1.97 and 1.98, Applicant hereby makes of record the patents and publications listed on the accompanying Form PTO-1449, and other information contained herein, for consideration by the Examiner in connection with the examination of the above-identified patent application. In accordance with the U.S. Patent Office's partial waiver of the requirement under 37 C.F.R. 1.98(a)(2)(i), only copies of the non-patent publications are enclosed.

#### **REMARKS**

In accordance with the provisions of 37 C.F.R. 1.97, this statement is being filed (CHECK ONE):

(1)	within three (3) months of the filing date of a national application other than a continued prosecution application under 37 C.F.R. 1.53(d), or within three (3) months of the date of entry of the national stage as set forth in 37 C.F.R. 1.491 in an international application, or before the mailing of the first Office action on the merits, or before the mailing of a first Office action after the filing of a request for continued examination under 37 C.F.R. 1.114; or
(2)	after the period defined in (1) but before the mailing date of a final action or a notice of allowance under 37 C.F.R. 1.311, and
	the requisite Statement is below, OR
	the requisite fee under 37 C.F.R. 1.17(p), namely \$180.00, is included herein, or

Supplemental Information Disclosure Statement Serial No. 10/774,890 Page 2 of 2 after the mailing date of a final action or notice of allowance but before the (3) payment of the issue fee, AND .  $\square$ the requisite Statement is below, AND the requisite petition fee under 37 C.F.R. 1.17(p), namely \$180.00 is included It is respectfully requested that each of the patents and publications listed on the attached Form PTO-1449, and other information contained herein, be made of record in this application. Respectfully submitted, Attorney for Applicant Goodwin Procter LLP Exchange Place Tel. No.: (617) 570-1806

Boston, Massachusetts 02109

Fax No.: (617) 523-1231

**EXAMINER** 

**FORM PTO - 1449** ATTORNEY DOCKET NO.: ASC-049C1 INFOMATION DISCLOSURE STATEMENT APPLICANT: Fitzgerald SERIAL NO.: 10/774,890 FEB 1 7 2006 THE TABLE FILING DATE: February 9, 2004 GROUP: 2818 U.S. PATENT DOCUMENTS NAME **CLASS SUB** FILING DATE IF EXAM. DOCUMENT DATE **CLASS** APPROPRIATE INIT. **NUMBER** Bean et al. A191 5,091,767 02/25/1992 A192 5,571,373 11/05/1996 Krishna et al. 05/27/1997 Brigham et al. A193 5,633,202 Chau et al. A194 5,710,450 01/20/1998 5,976,939 11/02/1999 Thompson et al. A195 A196 6,876,053 04/05/2005 Ma et al. OTHER ART, JOURNAL ARTICLES, ETC. OTHER DOCUMENTS: (Including Author, Title, Date, Relevant Pages, Place of Publication) EXAM. INIT. Abstreiter et al., "Silicon/Germanium Strained Layer Superlattices," Journal of Crystal Growth, C135 95:431-438 (1989). Auberton-Hervé et al., "SMART-CUT®: The Basic Fabrication Process for UNIBOND® SO1 C136 Wafers," IEICE Transactions on Electronics, E80-C(3):358-363 (1997). Cao et al., "0.18-µm Fully-Depleted Silicon-on -Insulator MOSFET's," IEEE Electron Device C137 Letters, 18(6):251-253 (1997). Chau et al., "Advanced CMOS Transistors in the Nanotechnology Era for High-Performance, C138 Low-Power Logic Applications", pp. 26-30 (2004). Eichinger et al., "Characterization of MBE Growth SiGe Superlattices with SIMS and RBS, C139 Proceedings of the First International Symposium on Silicon Molecular Beam Epitaxy, 85(7):367-375 (1985). Fair, "Concentration Profiles of Diffused Dopants in Silicon," Impurity Doping Processes in C140 Silicon, Chapt. 7, pp. 318-442 (1981). Fair, "Quantified Conditions for Emitter-Misfit Dislocation Formation in Silicon," <u>Journal of the</u> C141 Electrochemical Society, 125(6):923-926 (1978). Fathy et al., "Formation of epitaxial layers of Ge on Si substrates by Ge implantation and C142 oxidation"," Appl. Phys. Lett., 51(17):1337-1339 (1987). Ghani et al., "Effect of oxygen on minority-carrier lifetime and recombination currents in C143  $Si_{1-x}Ge_x$  heterostructure devices", Appl. Phys. Lett., 58(12):1317-1319 (1991).

**DATE CONSIDERED** 

# DORESS MAIL MAILING LABEL NO. EV749840251

FORM P	TO - 1	449	ATTORNEY DOCKET NO.: ASC-049C1				
INFORM	IATIC	ON DISCLOSURE STATEMENT	APPLICANT: Fitzgerald				
			SERIAL NO.: 10/774,890				
			FILING DATE: February 9, 2004 GROUP: 2818				
	OTHER ART, JOURNAL ARTICLES, ETC.						
EXAM. INIT.	ОТН	HER DOCUMENTS: (Including Author, Title, Date, Relevant Pages, Place of Publication)					
	C144	Gibbons et al., "Limited reaction proces (1985).	ssing: Silicon epitaxy", Appl. Phys. Lett., 47(7):721-723				
	rer Etch Stop for the Generation of Bond and Etch Back p. 143-144 (1989).						
	C146	Gronet et al., "Growth of GeSi/Si strained-layer superlattices using limited reaction processing", <u>I. Appl. Phys.</u> , 61(6):2407-2409 (1987).					
	C147	7 Hobart et al., "Ultra-Cut: A Simple Technique for the Fabrication of SOI Substrates with Ultra-Thin (<5 nm) Silicon Films," <u>Proceedings 1998 IEEE International SOI Conference</u> , pp. 145-146 (1998).					
	C148	Holländer et al., "Reduction of Dislocation Density of MBE-Grown Si <sub>1-x</sub> Ge <sub>x</sub> Layers on (100) Si by Rapid Thermal Annealing", <u>Thin Solid Films</u> , 183:157-164 (1989).					
	C149	Huang et al., "SiGe-on-insulator prepared by wafer bonding and layer transfer for high-performance field-effect transistors", Appl. Phys. Lett., 78(9):1267-1269 (2001).					
	C150	Hull et al., "Structural Studies of GeSi/Si Heterostructures", <u>Proceedings of the First International Symposium on Silicon Molecular Beam Epitaxy</u> , 85(7): 376-384 (1985).					
	C151	Ismail, et al., "Extremely high electron mobility in Si/SiGe modulation-doped heterostructures", Appl. Phys. Lett., 66(9):1077-1079 (1995).					
	C152	Ismail, et al., "Gated Hall effect measurements in high-mobility <i>n</i> -type Si/SiGe modulation-doped heterostructures", <u>Appl. Phys. Lett.</u> , 66(7):842-844 (1995)					
	C153	Ismail, et al., "Identification of a Mobility-Limiting Scattering Mechanism in Modulation-Doped Si/SiGe Heterostructures", Physical Review Letters, 73(25):3447-3452 (1994).					
	C154	Kasper, "Growth and Properties of Si/SiGe Superlattices", Surface Science, 174:630-639 (1986).					
	C155	Maleville et al., "Physical Phenomena Involved in the Smart-Cut®Process", Electrochemical Society Proceedings, 96(3):34-46 (1996).					
	C156	Mistry et al., "Delaying Forever: Uniaxial Strained Silicon Transistors in a 90nm CMOS Technology," Symposium on VLSI Technology Digest of Technical Papers, pp. 50-51 (2004).					
	C157	Monroe et al., "Comparison of mobility-limiting mechanisms in high-mobility Si <sub>1-x</sub> Ge <sub>x</sub> heterostructures", <u>I. Vac. Sci. Technol. B</u> , 11(4):1731-1737 (1993).					
	C158	Noble et al., "Reduction in misfit dislocation density by the selective growth of $Si_{1-x}Ge_x/Si$ in small areas", Appl. Phys. Lett., 56(1):51-53 (1990).					
EXAMINER			DATE CONSIDERED				

# EXTHE 840251 US

FORM P	TO - 14	49	ATTORNEY DOCKET NO.: ASC-049C1		
INFORM	IATION	N DISCLOSURE STATEMENT	APPLICANT: Fitzgerald		
			SERIAL NO.: 10/774,890		
			FILING DATE: February 9, 2004 GROUP: 2818		
		OTHER ART, JOURN	NAL ARTICLES, ETC.		
EXAM. INIT.	I CHERK THE CHAINS STATE THAT HAD A DEPART OF THE LISTER REPORTED AND PROPERTY OF THE PROPERTY				
11412.	C159	Schäffler et al., "Letter to the Editor, Hig the relaxed SiGe buffer layer", <u>Semicono</u>	gh-electron-mobility Si/SiGe heterostructures: influence of d. Sci. Technol., 7:260-266(1992).		
	C160	Shifren et al., "Drive current enhancement in <i>p</i> -type metal-oxide-semiconductor field-effect transistors under shear uniaxial stress," <u>Appl. Phys. Lett.</u> , 85(25):6188-6190 (2004).			
	o a Manufacturable Semiconductor Production Process", Conference, pp. 56, 67, 446 (1999).				
	C162 Sugiyama et al., "Formation of strained-silicon layer on thin relaxed-SiGe/SiO <sub>2</sub> /Si struct SIMOX technology," <u>Thin Solid Films</u> , 369:199-202 (2000).				
C163 Taraschi et al, "Relaxed SiGe on Insulator Fabricated via Wafer Bonding and Layer Tra Back and Smart-Cut Alternatives," <u>Electrochemical Society Proceedings</u> , 2001(3):27-32 (					
	C164	Taraschi et al, "Relaxed SiGe-on-insulator fabricated via water bonding and etch back," <u>J. Vac. Sci.</u> <u>Technol. B</u> , 20(2):725-727 (2002).			
	C165	Taraschi et al., "Strained-Si-on-Insulator (SSOI) and SiGe-on-Insulator (SGOI): Fabrication Obstacles and Solutions," Mat. Res. Soc. Symp. Proc., 745:105-110 (2003).			
		·			
		~	·		
EXAMINER			DATE CONSIDERED		